Akeana 100 Series
A Line of 32-bit RISC-V Deeply Embedded Processors
Akeana 100 Series Processors
The Akeana 100 Series of processors are highly configurable and customizable, supporting applications from embedded microcontrollers to edge gateways and personal compute devices.
The Akeana 100 Series is optimized for Ultra-small size and low power applications, with short pipeline length and In-Order execution 32-bit RISC-V architecture. A range of memory system configurations with cache to CCM blocks makes the Akeana 100 Series ideal for real-time computation applications. The Akeana 100 Series is the low range of the 3 series of Akeana processors, offering customers one of the broadest processor IP portfolios.
Up to 64 KB Data and Instruction Caches
Up to 512 KB Data and lnstruction Closely-Coupled Memories (CCMs)
Physical Memory Protectlon Unit
32-bit Physical Addresses
Akeana 100 Series Processor Diagram
Akeana 100 Series Standard Configurations
| Basic Akeana 100 Core Configuration | Product | Standard Features | Typical Applications |
|---|---|---|---|
| L1 I-cache: 8 KB/core RV32IMAC_Zicsr_Zifencei_Zicbo instruction set Up to 32 bits Physical Address range Physical Memory Protection (PMP) with 8 entries | Akeana 110 | 4-stage, in order pipeline Single-width instruction issue ICCM: 16 KB/core DCCM: 16 KB/core | Area-and power-constrained microcontroller Download Product Brief |
| L1 I-cache: 16 KB/core RV32IMAC_Zicsr_Zifencei_Zicbo instruction set Up to 32 bits Physical Address range Physical Memory Protection (PMP) with 8 entries | Akeana 120 | 5-stage, in order pipeline Single-width instruction issue ICCM: 64 KB/core DCCM: 64 KB/core | Area-and power-constrained microcontroller Download Product Brief |
| Akeana 130 | 9-stage, in order pipeline Dual instruction issue ICCM: 64 KB/core DCCM: 64 KB/core Branch predictor Secondary ALU for enhanced performance | Microcontroller Download Product Brief |
|
| Akeana 140 | 9-stage, in order pipeline Dual instruction issue L1 D-cache: 16 KB/core ICCM: 512 KB/core DCCM: 512 KB/core Branch predictor Secondary ALU for enhanced performance | Enhanced Performance Microcontroller Download Product Brief |
Add On Options Include
- Shared, unified Last-Level Cache (LLC), up to 16 MB
- L1 Instruction cache, up to 128 KB
- L1 Data cache, up to 64 KB
- Up to 4-way Instruction Issue
- Instruction Closely-Coupled Memory (ICCM), up to 512 KB
- Error-Correcting Code (ECC) support
- Custom instructions
- Data Closely-Coupled Memory (DCCM), up to 512 KB
- Single-precision floating point (F)
- Bit manipulation instructions (B)
- User mode (U)
- Physical Memory Protection (PMP), 1 to 16 entries
- Packed SIMD instructions (P)*
- Scalar Cryptographic instructions (K)